|
1.
|
Principles of Verifiable RTL Design : a functional coding style supporting verification processes in verilog
by Bening, Lionel | Foster, Harry D. Edition: 2nd ed.Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 2001Availability: Items available for loan: [Call number: 621.395 BEN] (1).
|
|
2.
|
System-on-chip methodologies & design languages
by Ashenden, Peter J | Mermet, Jean P | Mermet, Jean P | Seepold, Ralf | Seepold, Ralf. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 2001Availability: Items available for loan: [Call number: 621.395 ASH] (1).
|
|
3.
|
Principles of verifiable RTL design : a functional coding style supporting verification processes in verilog
by Bening, Lionel | Foster, Harry D. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: London: Kluwer Academic Publishers, 2000Availability: Items available for loan: [Call number: 621.392 BEN] (1).
|
|
4.
|
High-level synthesis : introduction to chip and system design
by Gajski, Daniel D. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 1992Availability: Items available for loan: [Call number: 621.395 GAJ] (1).
|
|
5.
|
Synthesis of finite state machines : logic optimization
by Villa, Tiziano. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: London: Kluwer Academic Publishers, 1997Availability: Items available for loan: [Call number: 621.395 VIL] (1).
|
|
6.
|
Intellectual property protection in VLSI design : theory and practice
by Qu, Gang | Potkonjak, Miodrag | Qu, Gang. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 2003Availability: Items available for loan: [Call number: 005.8 QUG] (1).
|
|
7.
|
Timing
by Sapatnekar, Sachin. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 2004Availability: Items available for loan: [Call number: 621.395 SAP] (1).
|
|
8.
|
Timing Optimization Through Clock Skew Scheduling
by Kourtev, Ivan S | Friedman, Eby G. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 2000Availability: Items available for loan: [Call number: 621.395 KOU] (1).
|
|
9.
|
Vision Chips
by Moini, Alireza. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: London: Kluwer Academic Publishers, 2000Availability: Items available for loan: [Call number: 621.3815 MOI] (1).
|
|
10.
|
Asynchronous circuit design for VLSI signal processing.
by Meng, Teresa H | Malik, Sharad | Meng, Teresa H. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 1994Availability: Items available for loan: [Call number: 621.392 MEN] (1).
|
|
11.
|
Logic Synthesis and Verification Algorithms
by Hachtel, Gary D | Somenzi, Fabio. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: London: Kluwer Academic Publishers, 1996Availability: Items available for loan: [Call number: 621.395 HAC] (1).
|
|
12.
|
Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics
by Khatri, Sunil P | Brayton, Robert K | Sangiovanni-Vincentelli, Alberto. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: London: Kluwer Academic Publishers, 2001Availability: Items available for loan: [Call number: 621.395 KHA] (1).
|
|
13.
|
High Speed CMOS Design Styles
by Bernstein, Kerry and Ohers | Bernstein, Kerry. Material type: Book; Format:
print
; Literary form:
Not fiction
Publisher: Boston: Kluwer Academic Publishers, 1999Availability: Items available for loan: [Call number: 621.38152 BER] (1).
|